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Abstract—In this paper, an electronic phase-shifting strategy 
has been optimized for a multi-parallel configuration of line-
commutated rectifiers with a common dc-bus voltage used in 
motor drive application. This feature makes the performance of 
the system independent of the load profile and maximizes its 
harmonic reduction ability. To further reduce the generated low 
order harmonics, a dc-link current modulation scheme and its 
phase shift values of multi-drive systems have been 
optimized.  Analysis and simulations have been carried out to 
verify the proposed method. 
Keywords—active filter; adjustable speed drive; electronic 
inductor; harmonic elimination; rectifier 
I.  INTRODUCTION  
Modern power electronics have revolutionized the course 
of motor drive industry by introducing the Adjustable Speed 
Drive (ASD) technology (also known as Variable Speed Drives 
(VSD) or Frequency Converters (FC)). An ASD improves 
energy efficiency of a system by controlling the speed of motor 
at an optimal speed and/or torque. Hence, the energy 
consumption of the motor is reduced from full power to a 
partial power for the same performance (i.e., speed and/or 
torque). However, ASD systems have witnessed as one of the 
major sources of harmonics, which may deteriorate the grid 
power quality. From a power quality point of view, the 
generation of current harmonics from an ASD system has 
become a major concern as they may lead to high losses and 
stability issues in the grid [1],[2].  
Typically, the majority of three-phase motor drive 
applications are equipped with a double-stage power converter. 
As Fig. 1(a) shows, the first stage employs a three-phase line 
commutated rectifier such as diode-rectifier (DR) or Silicon 
Controlled Rectifier (SCR) to perform AC to DC conversion 
and a voltage source inverter to convert DC back to AC at the 
demanded voltage and frequency. This configuration provides 
a unidirectional power flow and is the most common topology 
employed in industrial and commercial drives. Employing line 
commutated rectifier at the front-end stage imposes high level 
of input current harmonics. Although many harmonic 
mitigation solutions have been introduced [3], [4], most ASD 
manufacturers are still using conventional passive filtering 
technique (e.g., using inductor at ac-side or dc-side as shown in 
Fig. 1(a)) as a simple, reliable and an effective solution to some 
extent [4]. 
With the global shift towards energy saving, more ASD 
systems are adopted as an energy efficient solution. However, 
the undesirable effect of generated harmonics can be 
substantially elevated when the number of industrial drives is 
increased at the Point of Common Coupling (PCC). Therefore 
more advanced filtering method is required rather than using 
passive inductors (Fig. 1 (a)). Notably, a proper arrangement of 
these nonlinear loads can contribute to an effective harmonic 
mitigation [5]-[8]. In fact, this idea was first introduced in 
multi-pulse rectifiers using phase-shifting transformers [10]. 
Many ASD manufacturers advocate the use of 12-pulse or 18-
pulse phase-shifting transformer, mainly because of its 
simplicity and reliability [10], [11]. 
Transformer-based multi-pulse rectifiers significantly impair 
the power density of ASD systems and are costly. In addition, 
their performance depends on the load profile. For instance 
depending on the output power level a 12-pulse rectifier 
system can obtain a Total Harmonic Distortion (THDi) in the 
range of 10% < THDi < 15% [7], [10], [11]. In the real-world 
situation most ASD systems operate in partial loading 
conditions depending on the application demands, locations 
and even safety margins. Operating at partial loading 
conditions adversely affect the ASD system THDi as the 
effective impedance of the passive filter is proportional to the 
load current (output power). Therefore, the input current THDi 
and power factor (λ) will be worsened when the rectifier is 
partially loaded. Fig. 1(b) exemplifies the input current 
waveforms of a conventional ASD system under different 
loading conditions when the passive filter inductor is placed at 
the dc-side. In practice the inductance value is selected in the 
range of 3-5% (e.g., Ldc = 2 mH) [12]. Thus, maintaining the 
THDi and the power factor (λ) independent of the load profile 
is very beneficial.  
In this paper an electronic phase-shifting method 
(transformer-less) is proposed based on having multiple line-
commutated rectifiers. The proposed topology has a common 
dc-bus, which makes it suitable for single and multi-drive 
configuration especially for medium and high power 
applications where employing a phase-shifting transformer is 
quite bulky. In addition, a current modulation technique at the 
dc-link using Electronic Inductor (EI) technique is employed 
which substantially improves the input current quality. The 
proposed technique is an enhanced method based on previous 
introduced strategies by the authors in [5]-[8], [12]. The 
introduction of a common dc-bus in this method makes the 
performance of the system independent of the load profile. 
The proposed controller and topology have been analyzed and 
simulated in order to verify the proper operation of the multi-
rectifier system. 
II. PROPOSED HARMONIC MITIGATION METHOD 
The proposed method comprises of two features as 
illustrated in Fig. 2. First, an electronic phase-shifting is 
proposed based on using multiple line-commutated rectifiers 
with a common dc-bus. The phase-shifting capability can 
improve the input current quality. Secondly, a current 
modulation technique is applied, which can further reduce the 
low order harmonics and significantly improve the current 
THDi. The novel advantage of the proposed topology lies in its 
configuration and control strategy, which enables the system to 
operate properly with a common dc-link (see Fig. 2(b)). The 
new configuration with the common dc-bus not only can 
improve the current quality at different loading conditions, but 
also can share the dc-link current among different numbers of 
motor drives (Fig. 2(a)). 
A. Electronic Phase Shifting Technique 
The harmonic elimination based on phase-shifting the input 
currents is a well-known technique which traditionally has 
been employed in multi-pulse rectifier systems using phase-
shifting transformers [10], [11]. The novelty of the proposed 
method is applying the same principle excluding the use of 
bulky phase-shifting transformer. As Fig. 3(a) shows, two line-
commutated rectifiers (i.e., M = 2) have been used to perform a 
phase-shifting among the input currents. By applying different 
firing angles (αf) to the Silicon Controlled Rectifier (SCR) the 
input currents will be phase-shifted and it is possible to reduce 
specific low order harmonics. Notably, since the firing angle of 
the first unit is always zero (αf1 = 0), a Diode Rectifier (DR) is 
selected (i.e., is1,abc = id,abc). 
Here at the dc-side of each rectifier a dc-dc converter is 
installed. Controlling the dc-link current by incorporating a dc-
dc converter enables to emulate the behavior of an ideal infinite 
inductor [5]-[8]. Fig. 3(a) shows a simplified representation of 
the proposed method, which the dc-dc converter will operate as 
a current source. Basically, by controlling the dc-link current at 
 
 
Fig. 2. The proposed multi-rectifier system with electronic phase-
shifting: (a) circuit block diagram, (b) applied control strategy. 
 
 
 
Fig. 1: Standard adjustable speed drive system with double stage 
conversion: (a) system block diagram, (b) input current 
waveforms at different loading conditions when dc-side passive 
filtering is utilized (Ldc = 2 mH, see Table I for the applied system 
parameters).  
 
a constant level (i.e., Idc) the input current of each rectifier (i.e., 
id,a and is2,a) will be a square-wave with 120 degrees conduction 
(Fig. 3(b)). As it can be seen from Fig. 3(b), applying a phase-
shift (αf) using the SCR will generate a multilevel total input 
current ig,abc. In fact, by applying a suitable phase-shift to the 
SCR unit certain harmonic orders (hth) can completely be 
eliminated (i.e., αf = 180o/h). This has been validated as one of 
simulation cases in Section III. 
To achieve the maximum harmonic reduction performance, 
the current drawn by each rectifier should be at the same level 
(i.e., ILd = ILs2 = Idc). Since the motors mostly operate at 
different partial loading conditions, having a common dc-bus 
and controlling the dc-link current can ensure such behavior. 
However, having a phase-shift of the controlled rectifier 
changes the rectified voltage (urec,sM) and makes the controlling 
of all rectifiers at same current level quite challenging due to 
presence of circulating currents. The proposed solution applies 
a passive method in order to minimize the circulating current. 
The passive method is based on utilizing extra inductors at 
negative dc-link leg of each rectifier (i.e., Ldc-). The operation 
modes are briefly explained for two parallel connected rectifier 
units as shown in Fig. 3(a). The operation modes can be 
generally analyzed as two modes, which is Mode I where both 
units have the same input voltage while in the second mode the 
rectifiers are connected to different input voltages. 
Mode I (αf→60o): In this time interval the same phase 
voltages (e.g., ua & ub) appear across both rectifiers. In this 
situation as it can be seen from Fig. 3(b) the rectified voltage 
across both rectifiers are equal (e.g., urec,d = urec,s1 = uab ). In 
this interval, there are four possible switching states based on 
S1 and S2. When at least one of the switches is in the ON-state, 
the rectifiers are separated from each other because of the 
blocking diodes D1-D4. Therefore, the circulating currents are 
prevented and each boost converter controls the dc-link 
currents.  The current sharing in the last switching state can be 
an issue as both switches are in the OFF-state and the capacitor 
(Cdc) is connected to both rectifiers. However, since both 
rectifier units are connected to the same phase voltages, 
applying the proposed passive and active current control 
methods can keep the current at its reference value. Notably, 
the extra inductors (Ldc-) and the diodes in the negative dc-link 
 
Fig. 3. Simplified representation of the proposed method: (a) 
schematic with ideal current sources at the dc-link, (b) stair-case 
waveform of the total input current (ig,a) based on electronic 
phase-shifting (αf) and flat current control of each rectifier.  
 
Fig. 4. Circuit diagram of the proposed rectifier system in 
operating Mode II: (a) circuit diagram when both switches S1 and 
S2 are in OFF-state, (b) simplified circuit diagram of the system 
showing the voltage difference across the negative dc-link legs 
and circulating current. 
leg (D2 and D4). This means that any mismatch between the 
passive components should be prevented in order to ensure a 
better performance of the system. However, as it is shown in 
Section III, even under significant mismatch condition the 
proposed controller can maintain the dc-link current at its 
reference value to some extent. 
Mode II (0→αf /60o→60o+αf): In this mode the negative dc-
link leg of the DR conducts through another phase other than 
the one in Mode I (see Fig. 4(a)). For instance, if during Mode 
I the DR was conducting through uab during the second mode 
it starts conducting through uac. This is due to the fact that 
following Fig. 3(b), the phase voltage uc becomes lower than 
ub. However, the SCR unit, since the next firing event has not 
occurred, will keep conducting in the Mode I line-to-line 
voltage (i.e., urec,s2 = uab). Thus the negative dc-link legs of the 
rectifiers are connected to different phase voltages (e.g., ub 
and uc) while the positive legs are connected to the same 
voltage (e.g., ua) as it is shown in Fig. 4(a). As mentioned, the 
current sharing can be an issue if both switches S1 and S2 are 
in the OFF-state. The simplified circuit diagram of this 
switching state is shown in Fig. 4(b). Thus, during this interval 
and switching state, the current through the negative dc-link 
legs are influenced by the magnitudes of the phase voltages ub 
and uc. On the other hand, the current through the positive dc-
link legs are the same. The rate of current change of the dc-
link current through the positive legs of the rectifiers are given 
as, 
 2Ls ,Lda dc dc dc
didi
u u L L
dt dt
++
+ + +− = =   (1) 
During this time interval, the input voltage across the SCR 
uab, is less than the input voltage across the DR uac (see Fig. 
3(b)). The difference in the input voltages gives different di/dt 
values for the negative dc-link currents as, 
 
2 2
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 (2) 
Following (1) and considering identical inductors, 
 2Ls , Ld
di di
dt dt
−
−<                                    (3) 
This means that the rates of the current changes in the 
negative legs of the rectifiers are different while the di/dt 
values of the positive legs are the same. This issue has been 
elaborated more based on ubc across the negative dc-link legs 
of the rectifiers as shown in Fig. 4(b). As the diodes D2 and D4 
conduct, the circulating current icr is affected by ubc. During 
this time interval and the switching time (i.e., S1 and S2 = 0), 
ubc > 0, thus dicr/dt is positive as, 
 2 0cr cr crbc dc dc dc
di di diu L L L
dt dt dt− − −
= + = >   (4) 
Therefore, following (3) and (4) at the end of the switching 
state iLd- and iLs,2- may have different magnitudes. The 
difference in the inductor currents depends on the dc-link 
inductor values. These currents will be adjusted during the 
next switching states when at least one of the switches S1 and 
S2 is turned on. This issue has been simulated and analyzed 
further in Section III. 
B. Current Modulation Method 
The current modulation method is based on the calculation 
of a pre-programmed switching pattern for the DC-link current 
to achieve the elimination of specific harmonics in the grid 
currents [5]. In this approach, a DC-link current modulation 
scheme is generated by adding or subtracting the phase-
displaced current levels. Fig. 5(a) illustrates the principle of 
this multi-pulse modulation scheme (isM,a = p0 + p1 − p2).  
As it is shown in Fig. 5(a), the new modulation signal isM,a 
consists of flat signals p0, p1, and p2 with a conduction angle of β0 (120o), β1, and β2, a phase-shift of α0, α1, and α2 and a 
magnitude of m0, m1, and m2, correspondingly. Hence, 
following the Fourier series, the harmonic components of the 
square-wave signals (i.e., p0, p1, and p2) can be expressed as, 
 ( ) cos( ) sin( )h h hi i ip t a h t b h tω ω= +   (5) 
in which, i  = 0, 1, 2, and h = 1, 3, 5, 7, … is the harmonic 
order, ω the fundamental grid angular frequency, hia and hib are 
the Fourier coefficients that are given by, 
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Fig. 5. Conceptual illustrations of the applied multi-pulse 
modulation scheme for harmonic elimination: (a) detailed 
analysis, (b) typical waveforms in generating multi-level current 
waveform at the grid-side current (ig) [5]-[8]. 
Notably, in the case of having only flat current modulation 
(i.e., Fig. 3(b)) m1 = m2 = 0. Subsequently, according to the 
superposition principle and Fig. 5(a), the harmonic 
components of the modulation signal (i.e., isM) can be obtained 
as, 
 , 0 1 2
0 1 2
( ) ( ) cos( ( )) ...
...( )sin( ( ))
h h h h
sM ph ph
h h h
ph
i t a a a h t
b b b h t
ω θ
ω θ
= + − − +
+ − −
  (7) 
in which ph = a, b, and c with θa = 0, θb = -120, and θc = 120. 
As a result, the h-order harmonic magnitude ( ,
h
sM phI ) of the 
resultant DC-link modulation scheme can be expressed as, 
 ( ) ( ) 1/ 22 2, 0 1 2 0 1 2h h h h h h hsM phI a a a b b b = + − + + −      (8) 
Finally, the following condition should hold, 
 1 2 0
0 1 2 0
2 60
60
o
o
α α α
α α α α
 + = +
< < < +
  (9) 
As Fig. 5(b) shows, applying the above current modulation 
in conjunction with phase-shifting results in a multi-level 
current waveform at the grid side. In that case, the resultant 
total harmonics of the grid current ( , ( )
h
g abci t ) for parallel 
connected rectifier systems will become, 
 , ,( ) ( )
h h
g abc sM abc
M
i t i t=    (10) 
Hereafter, according to (6) and (8) it is possible to achieve 
harmonic cancellation by calculating the harmonic magnitude 
of the total input current and solving 0hgI = (h ≠ 1) and 
1
gI MI= with MI being the desired Modulation Index. 
In order to obtain more suitable solution to reduce the 
harmonics of interest, an optimization can be carried out. 
Using optimization allows applying the maximum allowable 
harmonic levels defined by the application or the grid code 
[14]. Moreover, the above multi-pulse current modulation can 
be extended by adding more current levels, which increase the 
flexibility of harmonic reduction approach [7]. 
III. RESULTS 
In this section the proposed method is validated through 
numerical simulations. Table I shows the list of the applied 
parameters in the system. As it can be seen from Table I, an 
RC snubber branch is considered for SCR units. In practice, to 
avoid SCR unit failure and to reduce the overvoltage to a 
reasonable limit, an RC snubber branch is connected across 
each thyristor. However, the presence of the snubber circuit 
causes current spikes in the SCR current at the point of 
commutation. In order to damp the current spikes, small AC-
side inductors are placed in series prior to the SCR units (i.e., 
Lscr). Here, two different cases are considered. In the first case 
study, the performance of the proposed current control 
technique in balancing the dc-link currents is analyzed based 
on the extra added inductors (Ldc-). Secondly, the advantage of 
the proposed topology in improving the input current quality is 
addressed for different situations and number of the modular 
units (M).  
Fig. 6 shows the rectified voltages and dc-link current 
waveforms at both positive and negative legs for two parallel 
rectifier units under balanced and unbalanced conditions. As it 
can be seen from Fig. 6(a), applying the proposed passive 
control method (Ldc+ = Ldc-) when one current sensor is used at 
Table I. Parameters of the Multi-Rectifier System  
Symbol Parameter Value 
uabc Grid phase voltage 230 Vrms 
fg Grid frequency 50 Hz 
Lg, Rg Grid impedance 0.1 mH, 0.1Ω 
Lscr SCR AC-side filter 0.18 mH 
Csnub, Rsnub SCR snubber 100nF, 100 Ω 
Ldc+ = Ldc- DC link inductor 1 mH 
Cdc DC link capacitor 0.5 mF 
Udc Output voltage 700 Vdc 
HB Hysteresis band 0.5 A 
PO,total Total output power 10 kW 
 
 
Fig. 6. The rectified voltages and dc-link currents waveforms for 
two parallel rectifiers: (a) under balanced condition when the 
positive and negative dc-link inductors are equal (Ldc+ = Ldc-) and 
(b) when there is 50% mismatch between the positive and 
negative dc-link inductors (Ldc- = 0.5Ldc+). 
positive dc-link legs the currents are controlled within the 
Hysteresis Band (HB) and shared the currents equally between 
both converters. Conventionally when the firing angle 
increases the boost converter draws more current in order to 
adjust the output voltage due to the reduction on the SCR 
rectified voltage [12]. The proposed configuration overcomes 
this problem which in return can enhance the harmonic 
reduction capability of the system. To further demonstrate the 
performance of the proposed technique the waveforms are 
illustrated in Fig. 6(b) for the case when there is a mismatch of 
50% between the positive and negative dc-link inductors (i.e., 
Ldc- = 0.5Ldc+). As it can be seen, the negative dc-link currents 
of both rectifiers become unbalanced for the second operating 
mode. Although this is an extreme mismatch condition, it 
shows the importance of passive components parameters on the 
performance of the system as it is addressed in the previous 
section. 
In order to show the performance of the proposed multi-
pulse rectifier unit, the harmonic elimination capability of the 
system is evaluated under different configurations. 
 
Fig. 7. Numerical simulations of two parallel rectifier units 
applying the phase-shifted current control technique with αf = 36o 
for 5th harmonic elimination at Po = 100%: (a) input current 
waveforms, (b) comparison of harmonic distribution of total 
input current. 
 
 
Fig. 9. Numerical simulation of two parallel rectifier units 
applying the phase-shifted modulated current control technique 
for minimum obtainable THDi: (a) input current waveforms at Po 
= 100% (10 kW), (b) comparison of harmonic distribution of 
total input current, (c) input current waveform at three different 
output power levels. 
 
 
Fig. 8. Numerical simulations of two parallel rectifier units 
applying the phase-shifted current control technique with αf = 
32.2o for minimum obtainable THDi at Po = 100%: (a) input 
current waveforms, (b) comparison of harmonic distribution of 
total input current. 
First, the harmonic performance is considered for two 
parallel units which only electronic phase-shifting is applied to 
the units following Fig. 3. The simulated results for the input 
currents of each rectifier units and the total input current at the 
PCC (ig) are shown in Fig. 7 when a phase shift of αf = 36o is 
applied. Theoretically, applying this phase-shift should 
completely remove the 5th harmonic (i.e., 5x36o = 180o), 
however, the presence of non-ideal parameters especially the 
grid impedance slightly affects the applied phase-shift. As it 
can be seen from Fig. 7(b) applying 36o phase-shift almost 
eliminates the 5th harmonic order in the total input current 
(1.8%). This results in THDi = 15.2% and power factor (λ) of 
0.94. However, as it is depicted in Fig. 8, the minimum THDi 
of 15% and power factor of λ = 0.95 can be obtained when αf = 
32.2o is considered.  
Although using the phase-shifted current control can 
improve the input current quality, but in order to further reduce 
the THDi, the current modulation scheme can be employed. 
Fig. 9 shows the obtained results for two parallel units when a 
pulse pattern along with the phase-shift is applied. Here, the 
control parameters are optimized for achieving the minimum 
possible THDi. As it can be seen from Fig. 9(a) and (b) the 
THDi is greatly improved from 15% in the flat dc-link current 
down to 10.5%. Notably, the parameters can be optimized 
based on different harmonic performance requirements [5]-[8]. 
In order to show the performance of the system under partial 
loading conditions, same phase-shifted current modulation is 
applied when the system is operating at three different output 
power levels (i.e., 100%, 50% and 25%). As it can be seen 
from Fig. 9(c), compared with Fig. 1, here the system 
 
 
Fig. 10. Harmonic distortion of the total input current (THDig) 
optimized for different power factor values applying the phase-
shifted current control scheme with respect to the number of 
connected modular rectifier units (M) at Po = 100%. 
 
 
 
Fig. 11. Input current waveforms of five parallel rectifier units 
applying the phase-shifted current control technique for 
minimum obtainable THDi at Po = 100%. 
 
Fig. 12. Harmonic distortion of the total input current (THDig) 
optimized for different power factor values applying the phase-
shifted modulated current control scheme with respect to number 
of the connected modular rectifier units (M) at Po = 100%. 
 
 
 
Fig. 13. Input current waveforms of five parallel rectifier units 
applying the phase-shifted modulated current control technique 
for minimum obtainable THDi at Po = 100%. 
performance is kept almost the same both in terms of THDi and 
power factor (λ). 
The electronic phase-shifting technique has the advantage 
of being simple and cost-effective compared with the current 
modulation technique in which additional voltage sensors are 
required for the synchronization purpose. However, applying 
only phase shift cannot improve the input current quality as 
much as when it is combined with the modulation technique.  
But the performance of the system in improving the input 
current quality is highly dependent on the number of the 
connected rectifier units as well. Therefore, the performance of 
the phase-shifted flat current control can be comparable with 
the modulated current control technique if enough number of 
rectifiers is connected in parallel. In order to show this 
dependency, optimizations are conducted for having up to 
seven parallel rectifier units based on the minimum achievable 
THDi and different power factors. The obtained results are 
illustrated in Fig. 10. As it can be seen with seven parallel units 
by only applying phase-shift current control the total input 
current THDi can be reduced below 5% (i.e., THDig = 3.5% @ λ = 0.91) while the power factor is 0.91 < λ < 0.93. As an 
example the waveforms of the rectifier unit input currents and 
the total input current for five parallel units, when the THDi is 
6% are depicted in Fig. 11. 
In order to highlight the performance of the system with 
phase-shifted current modulation technique the optimization 
has been considered to obtain the minimum THDi at different 
power factors for up to five parallel connected rectifier units 
(see Fig. 12). As it can be seen, the THDi of the total input 
current can be reduced down to 2.8% when five rectifier units 
are utilized, while according to Fig. 13 with the same number 
of the units, when only phase-shifted current control is applied, 
the minimum achievable THDi is 6%. This clearly 
differentiates the better performance of the system when the 
pulse pattern modulation strategy is used. Fig. 13 shows the 
rectifier units input currents and the total input current 
waveforms for the case of having a THDi of 2.8%. Finally, the 
harmonic distribution of both cases is illustrated in Fig. 14 
showing the better performance of the proposed current 
modulation technique. 
IV. CONCLUSIONS 
In this paper a new topology based on a multi-rectifier 
system is proposed for harmonic reduction. The proposed 
electronic phase-shifting technique (transformer-less) results 
in more compact and cost-effective multi-rectifier systems, 
which can be extended from low to high power for 
applications such as ASDs. Moreover, the active dc-link 
current control along with the current modulation further 
improves the total input current quality.  Controlling the dc-
link currents and sharing them among different number of 
drives leads to a novel advantage of having a common dc-bus 
voltage. This feature makes the rectifier units to draw equal 
amount of current from the grid, independent of the load 
profile, which maximizes the harmonic reduction capability of 
the system. The simulations and analysis verified the 
performance of the system which showed that applying the 
proposed multi-rectifier system with electronic phase-shifting 
(transformer-less) can significantly improve the input current 
quality compares with the traditional transformer-based 
rectifier systems.  
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Fig. 14. Harmonic performance of the total input current in five 
modular rectifier units with phase-shifted current control (Fig. 
11) and phase-shifted modulated current control (Fig. 13). 
 
